Active Fences against Voltage-based Side Channels in Multi-Tenant FPGAs.