Mitigating side channel attacks on FPGA through deep learning and dynamic partial reconfiguration
作者
摘要
This paper introduces a framework that combines Deep Learning (DL) models and Dynamic Partial Reconfiguration (DPR) in Field Programmable Gate Arrays 更多..
