Mitigating side channel attacks on FPGA through deep learning and dynamic partial reconfiguration