Toward Secure RISC-V Microarchitecture: Vulnerability Classes and Defenses